Design and Evaluation of FPGA - Based Gigabit - Ethernet / PCI Network Interface Card
نویسنده
چکیده
The continuing advances in the performance of network servers make it essential for netw interface cards (NICs) to provide more sophisticated services and data processing. Mod network interfaces provide fixed functionality and are optimized for sending and receiving la packets. One of the key challenges for researchers is to find effective ways to investigate no architectures for these new services and evaluate their performance characteristics in a r network interface platform. This thesis presents the design and evaluation of a flexible and configurable Giga Ethernet/PCI network interface card using FPGAs. The FPGA-based NIC includes multi memories, including SDRAM SODIMM, for adding new network services. The experimen results at Gigabit Ethernet receive interface indicate that the NIC can receive all packet sizes a store them at SDRAM at Gigabit Ethernet line rate. This is promising since no existing NIC SDRAM due to the SDRAM latency. ork ern rge vel eal
منابع مشابه
A Reconfigurable and Programmable Gigabit Ethernet Network Interface Card
RiceNIC is a reconfigurable and programmable Gigabit Ethernet network interface card (NIC). It is an open platform meant for research and education into network interface design. The NIC is implemented on a commercial FPGA prototyping board that includes two Xilinx FPGAs, a Gigabit Ethernet interface, a PCI interface, and both SRAM and DRAM memories. The Xilinx Virtex-II Pro FPGA on the board a...
متن کاملHVIA-GE: A Hardware Implementation of Virtual Interface Architecture Based on Gigabit Ethernet
This paper presents the implementation and performance of the HVIA-GE card, which is a hardware implementation of the Virtual Interface Architecture (VIA) based on Gigabit Ethernet. VIA is a userlevel communication interface for high performance PC clustering. The HVIA-GE card is a 32-bit/33MHz PCI adapter containing an FPGA for the VIA Protocol Engine (VPE) and a Gigabit Ethernet chip set to c...
متن کاملImplementation and performance study of a hardware-VIA-based network adapter on Gigabit Ethernet
This paper presents the implementation and performance of a hardware-VIA-based network adapter on Gigabit Ethernet. VIA is a user-level communication interface for high performance PC clustering. The network adapter is a 64-bit/66MHz PCI plug-in card containing an FPGA for the VIA Protocol Engine and a Gigabit Ethernet chip to construct a high performance system area network. The network adapte...
متن کاملArchitecture and Hardware for Scheduling Gigabit Packet Streams
We present an architecture and hardware for scheduling gigabit packet streams in server clusters that combines a Network Processor datapath and an FPGA for use in server NICs and server cluster switches. Our architectural framework can provide EDF, static-priority, fair-share and DWCS native scheduling support for besteffort and real-time streams. This allows – (i) interoperability of schedulin...
متن کاملGRIP: A Reconfigurable Architecture for Host-Based Gigabit-Rate Packet Processing
One of the fundamental challenges for modern highperformance network interfaces is the processing capabilities required to process packets at high speeds. Simply transmitting or receiving data at gigabit speeds fully utilizes the CPU on a standard workstation. Any processing that must be done to the data, whether at the application layer or the network layer, decreases the achievable throughput...
متن کامل